資源簡介
包含有符號除法器以及無符號除法器的Verilog源碼,同時帶有tb文件用于仿真測試,在Vivado和Modelsim上驗證通過

代碼片段和文件信息
?屬性????????????大小?????日期????時間???名稱
-----------?---------??----------?-----??----
?????文件???????2361??2018-04-01?09:37??DIV\DIV.v
?????文件???????1756??2018-04-01?09:55??DIV\DIV_tb.v
?????文件???????2174??2018-03-31?11:23??DIVU\DIVU.v
?????文件???????1762??2018-03-31?11:08??DIVU\DIVU_tb.v
?????目錄??????????0??2018-12-07?23:46??DIV
?????目錄??????????0??2018-12-07?23:46??DIVU
-----------?---------??----------?-----??----
?????????????????8053????????????????????6
-----------?---------??----------?-----??----
?????文件???????2361??2018-04-01?09:37??DIV\DIV.v
?????文件???????1756??2018-04-01?09:55??DIV\DIV_tb.v
?????文件???????2174??2018-03-31?11:23??DIVU\DIVU.v
?????文件???????1762??2018-03-31?11:08??DIVU\DIVU_tb.v
?????目錄??????????0??2018-12-07?23:46??DIV
?????目錄??????????0??2018-12-07?23:46??DIVU
-----------?---------??----------?-----??----
?????????????????8053????????????????????6
- 上一篇:如何在CCS上實現FFT的運算
- 下一篇:31條指令單周期CPU
評論
共有 條評論