?屬性????????????大小?????日期????時(shí)間???名稱
-----------?---------??----------?-----??----

?????文件????7544016??2012-07-13?09:57??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni.mobi

?????文件????5337840??2010-04-06?11:10??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\FBReaderSetup-0.12.10.exe

?????文件????????169??2012-10-28?14:26??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\readme.txt

?????文件???????3693??2011-03-14?12:43??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\13.14.15.coding\rtl\coding_style.v

?????文件???????2031??2011-03-14?10:26??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\13.14.15.coding\rtl\simple.v

?????文件???????2057??2011-03-14?17:32??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\13.14.15.coding\rtl\synth_support.v

?????文件???????1751??2011-03-10?12:44??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\13.14.15.coding\rtl\tb.v

?????文件?????????18??2011-03-14?10:26??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\13.14.15.coding\synth\isim.cmd

?????文件???????1158??2011-02-25?14:01??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\13.14.15.coding\synth\sim1.wcfg

?????文件???????1809??2011-03-14?10:17??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\13.14.15.coding\synth\sim2.wcfg

?????文件???????6289??2011-03-14?13:51??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\13.14.15.coding\synth\synth.xise

?????文件??????????6??2011-03-14?13:52??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\13.14.15.coding\synth\synth_support.lso

?????文件???????3660??2011-03-11?13:17??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\16.inference\rtl\inference.v

?????文件??????????6??2011-03-11?10:34??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\16.inference\synth\inference.lso

?????文件??????16555??2011-03-11?11:39??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\16.inference\synth\inference.ptwx

?????文件??????????0??2011-03-11?13:18??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\16.inference\synth\inference.stx

?????文件????????154??2011-03-11?11:39??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\16.inference\synth\inference.unroutes

?????文件?????????46??2011-03-11?11:39??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\16.inference\synth\inference.xpi

?????文件??????13501??2011-03-11?11:39??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\16.inference\synth\inference_map.mrp

?????文件??????13306??2011-03-11?11:14??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\16.inference\synth\netgen\map\inference_map.sdf

?????文件??????13014??2011-03-11?11:14??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\16.inference\synth\netgen\map\inference_map.v

?????文件???????5776??2011-03-11?10:40??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\16.inference\synth\netgen\synthesis\inference_synthesis.v

?????文件???????5491??2011-03-11?10:37??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\16.inference\synth\synth.xise

?????文件???????1630??2011-01-24?17:28??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\17.mixed_verilog_vhdl\rtl\counter.vhd

?????文件???????1149??2011-01-24?17:34??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\17.mixed_verilog_vhdl\rtl\tb.v

?????文件???????1030??2011-01-24?17:32??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\17.mixed_verilog_vhdl\rtl\top.v

?????文件?????????18??2011-01-24?17:35??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\17.mixed_verilog_vhdl\synth\isim.cmd

?????文件???????6140??2011-01-24?17:35??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\17.mixed_verilog_vhdl\synth\synth.xise

?????文件??????????6??2011-01-24?17:31??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\17.mixed_verilog_vhdl\synth\top.lso

?????文件??????17226??2011-01-24?17:37??100?Power?Tips?for?FPGA?Designers?-?Stavinov?Evgeni\src_book\17.mixed_verilog_vhdl\synth\top.ptwx

............此處省略1030個(gè)文件信息