資源簡介
FPGA串口模塊,原創作者為CrazyBingo,在《FPGA案例技巧與開發實例詳解》中的串口模塊基礎上改造,加入串口緩沖區FIFO,無須關心使能信號。已在Nexys4 DDR開發板上驗證,開發環境為Vivado 2015.4
代碼片段和文件信息
?屬性????????????大小?????日期????時間???名稱
-----------?---------??----------?-----??----
?????目錄???????????0??2018-11-19?09:19??document\
?????文件??????177363??2018-03-25?09:04??document\MyUart.JPG
?????文件???????44492??2018-03-22?19:16??document\uart_receiver.vsdx
?????文件???????45838??2018-03-22?21:46??document\uart_transmitter.vsdx
?????文件??????625404??2018-03-25?09:52??document\串口回環測設思考.docx
?????文件??????188740??2018-03-24?22:01??document\彬哥例程測試.JPG
?????文件???????25304??2018-03-22?11:21??document\思路構建.docx
?????目錄???????????0??2018-11-19?09:19??MyUart\
?????目錄???????????0??2018-03-27?22:08??MyUart\.Xil\
?????目錄???????????0??2018-11-19?09:19??MyUart\MyUart.cache\
?????目錄???????????0??2018-11-19?09:19??MyUart\MyUart.cache\compile_simlib\
?????目錄???????????0??2018-03-23?08:37??MyUart\MyUart.cache\compile_simlib\activehdl\
?????目錄???????????0??2018-03-23?08:37??MyUart\MyUart.cache\compile_simlib\ies\
?????目錄???????????0??2018-06-23?22:29??MyUart\MyUart.cache\compile_simlib\modelsim\
?????目錄???????????0??2018-03-23?08:37??MyUart\MyUart.cache\compile_simlib\questa\
?????目錄???????????0??2018-03-23?08:37??MyUart\MyUart.cache\compile_simlib\riviera\
?????目錄???????????0??2018-03-23?08:37??MyUart\MyUart.cache\compile_simlib\vcs\
?????目錄???????????0??2018-11-19?09:19??MyUart\MyUart.cache\wt\
?????文件????????4862??2018-03-27?22:08??MyUart\MyUart.cache\wt\java_command_handlers.wdf
?????文件?????????122??2018-03-27?09:45??MyUart\MyUart.cache\wt\project.wpc
?????文件????????4940??2018-03-27?11:26??MyUart\MyUart.cache\wt\synthesis.wdf
?????文件?????????100??2018-03-27?09:39??MyUart\MyUart.cache\wt\synthesis_details.wdf
?????文件????????5481??2018-03-27?22:08??MyUart\MyUart.cache\wt\webtalk_pa.xml
?????文件?????????256??2018-03-23?17:34??MyUart\MyUart.cache\wt\xsim.wdf
?????目錄???????????0??2018-11-19?09:19??MyUart\MyUart.hw\
?????目錄???????????0??2018-11-19?09:19??MyUart\MyUart.hw\hw_1\
?????文件?????????679??2018-03-27?11:01??MyUart\MyUart.hw\hw_1\hw.xml
?????目錄???????????0??2018-03-23?10:12??MyUart\MyUart.hw\hw_1\wave\
?????文件?????????343??2018-03-23?10:12??MyUart\MyUart.hw\MyUart.lpr
?????目錄???????????0??2018-11-19?09:19??MyUart\MyUart.ip_user_files\
?????目錄???????????0??2018-03-26?08:35??MyUart\MyUart.ip_user_files\ip\
............此處省略338個文件信息
-----------?---------??----------?-----??----
?????目錄???????????0??2018-11-19?09:19??document\
?????文件??????177363??2018-03-25?09:04??document\MyUart.JPG
?????文件???????44492??2018-03-22?19:16??document\uart_receiver.vsdx
?????文件???????45838??2018-03-22?21:46??document\uart_transmitter.vsdx
?????文件??????625404??2018-03-25?09:52??document\串口回環測設思考.docx
?????文件??????188740??2018-03-24?22:01??document\彬哥例程測試.JPG
?????文件???????25304??2018-03-22?11:21??document\思路構建.docx
?????目錄???????????0??2018-11-19?09:19??MyUart\
?????目錄???????????0??2018-03-27?22:08??MyUart\.Xil\
?????目錄???????????0??2018-11-19?09:19??MyUart\MyUart.cache\
?????目錄???????????0??2018-11-19?09:19??MyUart\MyUart.cache\compile_simlib\
?????目錄???????????0??2018-03-23?08:37??MyUart\MyUart.cache\compile_simlib\activehdl\
?????目錄???????????0??2018-03-23?08:37??MyUart\MyUart.cache\compile_simlib\ies\
?????目錄???????????0??2018-06-23?22:29??MyUart\MyUart.cache\compile_simlib\modelsim\
?????目錄???????????0??2018-03-23?08:37??MyUart\MyUart.cache\compile_simlib\questa\
?????目錄???????????0??2018-03-23?08:37??MyUart\MyUart.cache\compile_simlib\riviera\
?????目錄???????????0??2018-03-23?08:37??MyUart\MyUart.cache\compile_simlib\vcs\
?????目錄???????????0??2018-11-19?09:19??MyUart\MyUart.cache\wt\
?????文件????????4862??2018-03-27?22:08??MyUart\MyUart.cache\wt\java_command_handlers.wdf
?????文件?????????122??2018-03-27?09:45??MyUart\MyUart.cache\wt\project.wpc
?????文件????????4940??2018-03-27?11:26??MyUart\MyUart.cache\wt\synthesis.wdf
?????文件?????????100??2018-03-27?09:39??MyUart\MyUart.cache\wt\synthesis_details.wdf
?????文件????????5481??2018-03-27?22:08??MyUart\MyUart.cache\wt\webtalk_pa.xm
?????文件?????????256??2018-03-23?17:34??MyUart\MyUart.cache\wt\xsim.wdf
?????目錄???????????0??2018-11-19?09:19??MyUart\MyUart.hw\
?????目錄???????????0??2018-11-19?09:19??MyUart\MyUart.hw\hw_1\
?????文件?????????679??2018-03-27?11:01??MyUart\MyUart.hw\hw_1\hw.xm
?????目錄???????????0??2018-03-23?10:12??MyUart\MyUart.hw\hw_1\wave\
?????文件?????????343??2018-03-23?10:12??MyUart\MyUart.hw\MyUart.lpr
?????目錄???????????0??2018-11-19?09:19??MyUart\MyUart.ip_user_files\
?????目錄???????????0??2018-03-26?08:35??MyUart\MyUart.ip_user_files\ip\
............此處省略338個文件信息
- 上一篇:ZYNQ PL FPGA UART 串口例程
- 下一篇:Qt詞典軟件源代碼
評論
共有 條評論