資源簡介
基于verilog的幾十個實例,適合初學者入門,同時也可以做為開發者使用相關模塊或語法時查找的資料。

代碼片段和文件信息
?屬性????????????大小?????日期????時間???名稱
-----------?---------??----------?-----??----
?????文件???????1281??2017-03-09?16:05??Quartus_verilog\ADC128S022_ctrl\prj\ADC128S022_ctrl.qpf
?????文件???????4087??2017-03-09?16:58??Quartus_verilog\ADC128S022_ctrl\prj\ADC128S022_ctrl.qsf
?????文件???????1060??2017-03-09?16:58??Quartus_verilog\ADC128S022_ctrl\prj\db\ADC128S022_ctrl.lpc.txt
?????文件??????????6??2017-03-09?16:58??Quartus_verilog\ADC128S022_ctrl\prj\db\ADC128S022_ctrl.smart_action.txt
?????文件?????358663??2017-03-09?16:58??Quartus_verilog\ADC128S022_ctrl\prj\output_files\ADC128S022_ctrl.sof
?????文件????????575??2017-03-09?16:54??Quartus_verilog\ADC128S022_ctrl\prj\simulation\modelsim\rtl_work\@a@d@c128@s022_ctrl\_primary.vhd
?????文件?????????96??2017-03-09?16:54??Quartus_verilog\ADC128S022_ctrl\prj\simulation\modelsim\rtl_work\@a@d@c128@s022_ctrl_tb\_primary.vhd
?????文件???????3488??2017-03-09?16:58??Quartus_verilog\ADC128S022_ctrl\rtl\ADC128S022_ctrl.v
?????文件???????1993??2017-03-09?16:58??Quartus_verilog\ADC128S022_ctrl\testbench\ADC128S022_ctrl_tb.v
?????文件????????315??2017-03-09?17:07??Quartus_verilog\ADC128S022_top\ip\ADC128S022_issp.qip
?????文件???????4036??2017-03-09?17:07??Quartus_verilog\ADC128S022_top\ip\ADC128S022_issp.v
?????文件???????2996??2017-03-09?17:07??Quartus_verilog\ADC128S022_top\ip\ADC128S022_issp_bb.v
?????文件????????221??2017-03-09?17:05??Quartus_verilog\ADC128S022_top\ip\greybox_tmp\cbx_args.txt
?????文件???????1280??2017-03-09?17:01??Quartus_verilog\ADC128S022_top\prj\ADC128S022_top.qpf
?????文件???????3720??2017-03-09?20:09??Quartus_verilog\ADC128S022_top\prj\ADC128S022_top.qsf
?????文件???????1752??2017-03-09?20:09??Quartus_verilog\ADC128S022_top\prj\db\ADC128S022_top.lpc.txt
?????文件??????????6??2017-03-09?20:09??Quartus_verilog\ADC128S022_top\prj\db\ADC128S022_top.smart_action.txt
?????文件?????359206??2017-03-09?20:09??Quartus_verilog\ADC128S022_top\prj\output_files\ADC128S022_top.sof
?????文件???????3513??2017-03-09?20:09??Quartus_verilog\ADC128S022_top\rtl\ADC128S022_ctrl.v
?????文件????????638??2017-03-09?17:07??Quartus_verilog\ADC128S022_top\rtl\ADC128S022_top.v
?????文件????????291??2017-12-08?14:49??Quartus_verilog\avalon_vga\IP\avalon_vga_fifo.qip
?????文件???????7006??2017-12-08?14:49??Quartus_verilog\avalon_vga\IP\avalon_vga_fifo.v
?????文件???????5941??2017-12-08?14:49??Quartus_verilog\avalon_vga\IP\avalon_vga_fifo_bb.v
?????文件????????341??2017-12-08?14:09??Quartus_verilog\avalon_vga\IP\greybox_tmp\cbx_args.txt
?????文件???????1282??2017-12-08?11:24??Quartus_verilog\avalon_vga\prj\avalon_vga.qpf
?????文件???????3058??2017-12-08?14:49??Quartus_verilog\avalon_vga\prj\avalon_vga.qsf
?????文件???????6192??2017-12-08?14:49??Quartus_verilog\avalon_vga\prj\db\avalon_vga.lpc.txt
?????文件??????????6??2017-12-08?14:50??Quartus_verilog\avalon_vga\prj\db\avalon_vga.smart_action.txt
?????文件?????358653??2017-12-08?14:50??Quartus_verilog\avalon_vga\prj\output_files\avalon_vga.sof
?????文件???????2424??2017-12-08?14:45??Quartus_verilog\avalon_vga\rtl\avalon_vga.v
............此處省略1280個文件信息
-----------?---------??----------?-----??----
?????文件???????1281??2017-03-09?16:05??Quartus_verilog\ADC128S022_ctrl\prj\ADC128S022_ctrl.qpf
?????文件???????4087??2017-03-09?16:58??Quartus_verilog\ADC128S022_ctrl\prj\ADC128S022_ctrl.qsf
?????文件???????1060??2017-03-09?16:58??Quartus_verilog\ADC128S022_ctrl\prj\db\ADC128S022_ctrl.lpc.txt
?????文件??????????6??2017-03-09?16:58??Quartus_verilog\ADC128S022_ctrl\prj\db\ADC128S022_ctrl.smart_action.txt
?????文件?????358663??2017-03-09?16:58??Quartus_verilog\ADC128S022_ctrl\prj\output_files\ADC128S022_ctrl.sof
?????文件????????575??2017-03-09?16:54??Quartus_verilog\ADC128S022_ctrl\prj\simulation\modelsim\rtl_work\@a@d@c128@s022_ctrl\_primary.vhd
?????文件?????????96??2017-03-09?16:54??Quartus_verilog\ADC128S022_ctrl\prj\simulation\modelsim\rtl_work\@a@d@c128@s022_ctrl_tb\_primary.vhd
?????文件???????3488??2017-03-09?16:58??Quartus_verilog\ADC128S022_ctrl\rtl\ADC128S022_ctrl.v
?????文件???????1993??2017-03-09?16:58??Quartus_verilog\ADC128S022_ctrl\testbench\ADC128S022_ctrl_tb.v
?????文件????????315??2017-03-09?17:07??Quartus_verilog\ADC128S022_top\ip\ADC128S022_issp.qip
?????文件???????4036??2017-03-09?17:07??Quartus_verilog\ADC128S022_top\ip\ADC128S022_issp.v
?????文件???????2996??2017-03-09?17:07??Quartus_verilog\ADC128S022_top\ip\ADC128S022_issp_bb.v
?????文件????????221??2017-03-09?17:05??Quartus_verilog\ADC128S022_top\ip\greybox_tmp\cbx_args.txt
?????文件???????1280??2017-03-09?17:01??Quartus_verilog\ADC128S022_top\prj\ADC128S022_top.qpf
?????文件???????3720??2017-03-09?20:09??Quartus_verilog\ADC128S022_top\prj\ADC128S022_top.qsf
?????文件???????1752??2017-03-09?20:09??Quartus_verilog\ADC128S022_top\prj\db\ADC128S022_top.lpc.txt
?????文件??????????6??2017-03-09?20:09??Quartus_verilog\ADC128S022_top\prj\db\ADC128S022_top.smart_action.txt
?????文件?????359206??2017-03-09?20:09??Quartus_verilog\ADC128S022_top\prj\output_files\ADC128S022_top.sof
?????文件???????3513??2017-03-09?20:09??Quartus_verilog\ADC128S022_top\rtl\ADC128S022_ctrl.v
?????文件????????638??2017-03-09?17:07??Quartus_verilog\ADC128S022_top\rtl\ADC128S022_top.v
?????文件????????291??2017-12-08?14:49??Quartus_verilog\avalon_vga\IP\avalon_vga_fifo.qip
?????文件???????7006??2017-12-08?14:49??Quartus_verilog\avalon_vga\IP\avalon_vga_fifo.v
?????文件???????5941??2017-12-08?14:49??Quartus_verilog\avalon_vga\IP\avalon_vga_fifo_bb.v
?????文件????????341??2017-12-08?14:09??Quartus_verilog\avalon_vga\IP\greybox_tmp\cbx_args.txt
?????文件???????1282??2017-12-08?11:24??Quartus_verilog\avalon_vga\prj\avalon_vga.qpf
?????文件???????3058??2017-12-08?14:49??Quartus_verilog\avalon_vga\prj\avalon_vga.qsf
?????文件???????6192??2017-12-08?14:49??Quartus_verilog\avalon_vga\prj\db\avalon_vga.lpc.txt
?????文件??????????6??2017-12-08?14:50??Quartus_verilog\avalon_vga\prj\db\avalon_vga.smart_action.txt
?????文件?????358653??2017-12-08?14:50??Quartus_verilog\avalon_vga\prj\output_files\avalon_vga.sof
?????文件???????2424??2017-12-08?14:45??Quartus_verilog\avalon_vga\rtl\avalon_vga.v
............此處省略1280個文件信息
- 上一篇:WINDCHILL項目管理模塊使用教程
- 下一篇:實現領域驅動設計英文版完美修復版
評論
共有 條評論