?屬性????????????大小?????日期????時間???名稱
-----------?---------??----------?-----??----
?????目錄???????????0??2018-12-24?18:47??memristor-models-4-all-master\
?????文件??????????60??2018-12-24?18:47??memristor-models-4-all-master\.gitignore
?????目錄???????????0??2018-12-24?18:47??memristor-models-4-all-master\Biolek\
?????目錄???????????0??2018-12-24?18:47??memristor-models-4-all-master\Biolek\LTSpice\
?????文件??????102493??2018-12-24?18:47??memristor-models-4-all-master\Biolek\LTSpice\Biolek_IV.png
?????文件???????90589??2018-12-24?18:47??memristor-models-4-all-master\Biolek\LTSpice\Biolek_Time.png
?????文件???????61566??2018-12-24?18:47??memristor-models-4-all-master\Biolek\LTSpice\Circuit_Biolek.png
?????文件?????????558??2018-12-24?18:47??memristor-models-4-all-master\Biolek\LTSpice\README.md
?????文件?????????850??2018-12-24?18:47??memristor-models-4-all-master\Biolek\LTSpice\memristor_biolek.sub
?????文件?????????631??2018-12-24?18:47??memristor-models-4-all-master\Biolek\LTSpice\memristor_biolek_sim_IV.plt
?????文件?????????627??2018-12-24?18:47??memristor-models-4-all-master\Biolek\LTSpice\memristor_biolek_sim_T.plt
?????文件?????????417??2018-12-24?18:47??memristor-models-4-all-master\Biolek\LTSpice\memristor_with_state.asy
?????目錄???????????0??2018-12-24?18:47??memristor-models-4-all-master\Generic\
?????目錄???????????0??2018-12-24?18:47??memristor-models-4-all-master\Generic\Verilog-A\
?????文件???????53387??2018-12-24?18:47??memristor-models-4-all-master\Generic\Verilog-A\AC_and_DC_Sweep.png
?????文件???????42572??2018-12-24?18:47??memristor-models-4-all-master\Generic\Verilog-A\Homotopy_I.png
?????文件???????38203??2018-12-24?18:47??memristor-models-4-all-master\Generic\Verilog-A\Homotopy_S.png
?????文件????????1159??2018-12-24?18:47??memristor-models-4-all-master\Generic\Verilog-A\README.md
?????文件?????????562??2018-12-24?18:47??memristor-models-4-all-master\Generic\Verilog-A\hys.va
?????文件?????????220??2018-12-24?18:47??memristor-models-4-all-master\Generic\Verilog-A\test_hys.cir
?????文件?????????131??2018-12-24?18:47??memristor-models-4-all-master\Generic\Verilog-A\test_hys_forward.cir
?????文件?????????369??2018-12-24?18:47??memristor-models-4-all-master\Generic\Verilog-A\test_hys_homotopy.cir
?????文件?????????529??2018-12-24?18:47??memristor-models-4-all-master\Generic\Verilog-A\test_hys_orig.cir
?????文件?????????131??2018-12-24?18:47??memristor-models-4-all-master\Generic\Verilog-A\test_hys_reverse.cir
?????文件?????????138??2018-12-24?18:47??memristor-models-4-all-master\Generic\Verilog-A\test_hys_transient.cir
?????目錄???????????0??2018-12-24?18:47??memristor-models-4-all-master\Joglekar\
?????目錄???????????0??2018-12-24?18:47??memristor-models-4-all-master\Joglekar\Ltspice\
?????文件?????????460??2018-12-24?18:47??memristor-models-4-all-master\Joglekar\Ltspice\README.md
?????文件?????????397??2018-12-24?18:47??memristor-models-4-all-master\Joglekar\Ltspice\memristor.asy
?????文件????????1619??2018-12-24?18:47??memristor-models-4-all-master\Joglekar\Ltspice\memristor.sub
?????文件?????????404??2018-12-24?18:47??memristor-models-4-all-master\Joglekar\Ltspice\memristor_sim.asc
............此處省略69個文件信息