資源簡介
這個是vivado寫的Verilog代碼,主要是實現FIFO的功能,還有一些是自己的測試testbench

代碼片段和文件信息
?屬性????????????大小?????日期????時間???名稱
-----------?---------??----------?-----??----
?????文件???????1251??2009-04-05?14:04??FIFO和testbench\beh_fifo.v
?????文件????????705??2009-04-05?14:00??FIFO和testbench\beh_fifo_tb.v
?????文件??????????0??2018-05-24?15:53??FIFO和testbench\說明.txt
?????目錄??????????0??2018-05-24?15:53??FIFO和testbench
-----------?---------??----------?-----??----
?????????????????1956????????????????????4
-----------?---------??----------?-----??----
?????文件???????1251??2009-04-05?14:04??FIFO和testbench\beh_fifo.v
?????文件????????705??2009-04-05?14:00??FIFO和testbench\beh_fifo_tb.v
?????文件??????????0??2018-05-24?15:53??FIFO和testbench\說明.txt
?????目錄??????????0??2018-05-24?15:53??FIFO和testbench
-----------?---------??----------?-----??----
?????????????????1956????????????????????4
評論
共有 條評論