資源簡介
基于xilinx公司的PCIE IP核進行了pcie接口的仿真,本設計采用modelsim軟件進行仿真,親測有效
代碼片段和文件信息
?屬性????????????大小?????日期????時間???名稱
-----------?---------??----------?-----??----
?????文件???????3025??2018-04-19?11:52??K7_EP\board.fdo
?????文件????????378??2017-04-13?21:33??K7_EP\board.udo
?????文件???????5844??2017-04-13?21:23??K7_EP\board.v
?????文件???????3800??2017-04-13?21:23??K7_EP\board_common.v
?????文件????????423??2017-04-13?21:34??K7_EP\board_wave.fdo
?????文件??????66444??2017-04-13?21:23??K7_EP\EP_MEM.v
?????文件??????????0??2018-04-19?15:43??K7_EP\error.dat
?????文件??????34578??2018-04-27?10:46??K7_EP\ipcore_dir\coregen.cgc
?????文件????????237??2018-04-27?10:46??K7_EP\ipcore_dir\coregen.cgp
?????文件???????9926??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\doc\pcie_7x_v1_9_readme.txt
?????文件??????80186??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\doc\pg054-7series-pcie.pdf
?????文件??????66444??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\EP_MEM.v
?????文件??????15253??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\pcie_app_7x.v
?????文件???????6108??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\PIO.v
?????文件???????8634??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\PIO_EP.v
?????文件??????11969??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\PIO_EP_MEM_ACCESS.v
?????文件??????44328??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\PIO_RX_ENGINE.v
?????文件???????3734??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\PIO_TO_CTRL.v
?????文件??????15132??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\PIO_TX_ENGINE.v
?????文件??????36613??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\xilinx_pcie_2_1_ep_7x.v
?????文件??????10113??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\xilinx_pcie_2_1_ep_7x_01_lane_gen1_xc7k325t-ffg900-2_KC705_REVC.ucf
?????文件???????9260??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\xilinx_pcie_2_1_ep_7x_01_lane_gen1_xc7k325t-ffg900-2_KC705_REVC.xdc
?????文件???????2167??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\hierarchy.txt
?????文件?????953944??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\implement\fsbl_zc706.elf
?????文件???????1120??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\implement\implement.bat
?????文件???????1255??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\implement\implement.sh
?????文件????????353??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\implement\planAhead_rdn.bat
?????文件????????325??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\implement\planAhead_rdn.sh
?????文件???????3560??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\implement\planAhead_rdn.tcl
?????文件???????2104??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\implement\xilinx_pcie_2_1_ep_7x.prj
............此處省略182個文件信息
-----------?---------??----------?-----??----
?????文件???????3025??2018-04-19?11:52??K7_EP\board.fdo
?????文件????????378??2017-04-13?21:33??K7_EP\board.udo
?????文件???????5844??2017-04-13?21:23??K7_EP\board.v
?????文件???????3800??2017-04-13?21:23??K7_EP\board_common.v
?????文件????????423??2017-04-13?21:34??K7_EP\board_wave.fdo
?????文件??????66444??2017-04-13?21:23??K7_EP\EP_MEM.v
?????文件??????????0??2018-04-19?15:43??K7_EP\error.dat
?????文件??????34578??2018-04-27?10:46??K7_EP\ipcore_dir\coregen.cgc
?????文件????????237??2018-04-27?10:46??K7_EP\ipcore_dir\coregen.cgp
?????文件???????9926??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\doc\pcie_7x_v1_9_readme.txt
?????文件??????80186??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\doc\pg054-7series-pcie.pdf
?????文件??????66444??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\EP_MEM.v
?????文件??????15253??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\pcie_app_7x.v
?????文件???????6108??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\PIO.v
?????文件???????8634??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\PIO_EP.v
?????文件??????11969??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\PIO_EP_MEM_ACCESS.v
?????文件??????44328??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\PIO_RX_ENGINE.v
?????文件???????3734??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\PIO_TO_CTRL.v
?????文件??????15132??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\PIO_TX_ENGINE.v
?????文件??????36613??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\xilinx_pcie_2_1_ep_7x.v
?????文件??????10113??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\xilinx_pcie_2_1_ep_7x_01_lane_gen1_xc7k325t-ffg900-2_KC705_REVC.ucf
?????文件???????9260??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\example_design\xilinx_pcie_2_1_ep_7x_01_lane_gen1_xc7k325t-ffg900-2_KC705_REVC.xdc
?????文件???????2167??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\hierarchy.txt
?????文件?????953944??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\implement\fsbl_zc706.elf
?????文件???????1120??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\implement\implement.bat
?????文件???????1255??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\implement\implement.sh
?????文件????????353??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\implement\planAhead_rdn.bat
?????文件????????325??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\implement\planAhead_rdn.sh
?????文件???????3560??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\implement\planAhead_rdn.tcl
?????文件???????2104??2017-04-13?21:23??K7_EP\ipcore_dir\pcie_7x_v1_9\implement\xilinx_pcie_2_1_ep_7x.prj
............此處省略182個文件信息
- 上一篇:網頁版日歷簽到源碼.
- 下一篇:更改CPU參數可任意修改
評論
共有 條評論