-
大小: 367KB文件類型: .rar金幣: 1下載: 0 次發布日期: 2021-01-09
- 語言: 其他
- 標簽: 計組??VerilogHDL??Cache??
資源簡介
This project is intended to help you to understand the cache architecture and its mechanism. In this project, you will design a first-level data cache controller with Verilog HDL step by
step. You may need to review the knowledge about the language to make sure you can finish the
project smoothly.
代碼片段和文件信息
?屬性????????????大小?????日期????時間???名稱
-----------?---------??----------?-----??----
?????文件?????271550??2018-12-13?14:04??project2\2018-project2.pdf
?????文件?????213392??2018-12-05?23:37??project2\TMS320C621x（C671x）_Two_Level_Internal_Memory_Reference_Guide.pdf
?????目錄??????????0??2018-12-06?00:14??project2
-----------?---------??----------?-----??----
???????????????484942????????????????????3
-----------?---------??----------?-----??----
?????文件?????271550??2018-12-13?14:04??project2\2018-project2.pdf
?????文件?????213392??2018-12-05?23:37??project2\TMS320C621x（C671x）_Two_Level_Internal_Memory_Reference_Guide.pdf
?????目錄??????????0??2018-12-06?00:14??project2
-----------?---------??----------?-----??----
???????????????484942????????????????????3
- 上一篇：51單片機土壤濕度檢測
- 下一篇：計算機組成原理實驗 Quartus 四位全加器
評論
共有 條評論