Help you understand the cache architecture and its mechanism. Design a first-level data cache controller with Verilog HDL step by step.