?屬性????????????大小?????日期????時間???名稱
-----------?---------??----------?-----??----

?????文件???22610195??2009-04-08?23:05??FPGA?Prototyping?By?Verilog?Examples\FPGA?Prototyping?By?Verilog?Examples.pdf

?????文件????????284??2008-04-02?12:47??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch01\list_ch01_01_eq1.v

?????文件????????339??2008-04-02?12:51??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch01\list_ch01_02_eq1_implicit.v

?????文件????????436??2008-04-02?12:54??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch01\list_ch01_03_eq2_sop.v

?????文件????????402??2008-04-02?13:00??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch01\list_ch01_04_eq2.v

?????文件????????443??2008-04-02?13:03??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch01\list_ch01_05_eq1_primitive.v

?????文件????????190??2008-04-02?13:06??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch01\list_ch01_06_eq1_udp.v

?????文件???????1057??2008-04-02?13:09??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch01\list_ch01_07_eq2_tb.v

?????文件????????284??2008-04-02?13:21??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch02\list_ch02_01_eq1.v

?????文件????????384??2008-04-02?13:21??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch02\list_ch02_02_eq2.v

?????文件???????1107??2008-04-02?13:27??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch02\list_ch02_03_eq2_tb.v

?????文件???????6750??2007-11-09?15:15??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch02\list_eq2_s3.ucf

?????文件????????356??2008-04-02?13:31??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch03\list_ch03_01_eq1_always.v

?????文件????????180??2008-04-02?13:37??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch03\list_ch03_02_and_block_assign.v

?????文件????????163??2008-04-02?13:39??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch03\list_ch03_03_and_cont_assign.v

?????文件????????475??2008-04-02?13:43??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch03\list_ch03_04_prio_encoder_if.v

?????文件????????408??2008-04-02?13:45??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch03\list_ch03_05_decoder_2_4_if.v

?????文件????????391??2008-04-02?13:47??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch03\list_ch03_06_decoder_2_4_case.v

?????文件????????521??2008-04-02?13:49??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch03\list_ch03_07_prio_encoder_case.v

?????文件????????346??2008-04-02?16:00??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch03\list_ch03_08_prio_encoder_casez.v

?????文件????????330??2008-04-02?16:04??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch03\list_ch03_09_adder_carry_hard_lit.v

?????文件????????410??2008-04-02?16:07??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch03\list_ch03_10_adder_carry_local_par.v

?????文件????????411??2008-04-02?16:09??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch03\list_ch03_11_adder_carry_para.v

?????文件????????451??2008-04-02?16:12??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch03\list_ch03_12_adder_insta.v

?????文件????????439??2008-04-02?16:14??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch03\list_ch03_13_adder_carry_95.v

?????文件????????893??2008-04-02?16:17??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch03\list_ch03_14_hex_to_sseg.v

?????文件???????1034??2008-04-02?16:20??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch03\list_ch03_15_hex_to_sseg_test.v

?????文件????????932??2008-04-02?16:34??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch03\list_ch03_16_sign_mag_addt.v

?????文件???????1129??2008-04-02?22:29??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch03\list_ch03_17_sm_add_test.v

?????文件????????497??2008-04-02?22:29??FPGA?Prototyping?By?Verilog?Examples\fpga_vlog_src\ch03\list_ch03_18_barrel_shifter_case.v

............此處省略152個文件信息